

## AD8615/AD8616/AD8618

### FEATURES

**Low offset voltage: 65  $\mu$ V max**  
**Single-supply operation: 2.7 V to 5.5 V**  
**Low noise: 8 nV/ $\sqrt{\text{Hz}}$**   
**Wide bandwidth: >20 MHz**  
**Slew rate: 12 V/ $\mu$ s**  
**High output current: 150 mA**  
**No phase reversal**  
**Low input bias current: 1 pA**  
**Low supply current: 2 mA**  
**Unity-gain stable**

### APPLICATIONS

**Barcode scanners**  
**Battery-powered instrumentation**  
**Multipole filters**  
**Sensors**  
**ASIC input or output amplifier**  
**Audio**  
**Photodiode amplification**

### GENERAL DESCRIPTION

The AD8615/AD8616/AD8618 are dual/quad, rail-to-rail, input and output, single-supply amplifiers featuring very low offset voltage, wide signal bandwidth, and low input voltage and

current noise. The parts use a patented trimming technique that achieves superior precision without laser trimming. The AD8615/AD8616/AD8618 are fully specified to operate from 2.7 V to 5 V single supplies.

The combination of 20 MHz bandwidth, low offset, low noise, and very low input bias current make these amplifiers useful in a wide variety of applications. Filters, integrators, photodiode amplifiers, and high impedance sensors all benefit from the combination of performance features. AC applications benefit from the wide bandwidth and low distortion. The AD8615/AD8616/AD8618 offer the highest output drive capability of the DigiTrim™ family, which is excellent for audio line drivers and other low impedance applications.

Applications for the parts include portable and low powered instrumentation, audio amplification for portable devices, portable phone headsets, bar code scanners, and multipole filters. The ability to swing rail-to-rail at both the input and output enables designers to buffer CMOS ADCs, DACs, ASICs, and other wide output swing devices in single-supply systems.

The AD8615/AD8616/AD8618 are specified over the extended industrial ( $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ) temperature range. The AD8615 is available in 5-lead TSOT-23 packages. The AD8616 is available in 8-lead MSOP and narrow SOIC surface-mount packages; the MSOP version is available in tape and reel only. The AD8618 is available in 14-lead SOIC and TSSOP packages.

### PIN CONFIGURATIONS




Figure 1. 5-Lead TSOT-23 (UJ-5)




Figure 2. 8-Lead MSOP (RM-8)




Figure 3. 8-Lead SOIC (R-8)




Figure 4. 14-Lead TSSOP (RU-14)




Figure 5. 14-Lead SOIC (R-14)

### Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**

Specifications.....	3	Overload Recovery Time .....	12
Absolute Maximum Ratings.....	5	D/A Conversion .....	12
Thermal Resistance .....	5	Low Noise Applications.....	12
ESD Caution.....	5	High Speed Photodiode Preamplifier.....	13
Typical Performance Characteristics .....	6	Active Filters .....	13
Applications.....	11	Power Dissipation.....	13
Input Overvoltage Protection .....	11	Power Calculations for Varying or Unknown Loads.....	14
Output Phase Reversal .....	11	Outline Dimensions .....	15
Driving Capacitive Loads .....	11	Ordering Guide .....	17

## **REVISION HISTORY**

### **6/05—Rev. B to Rev. C**

Change to Table 1 .....	3
Change to Table 2 .....	4
Change to Figure 20 .....	8

### **1/05—Rev. A to Rev. B**

Added AD8615 .....	Universal
Changes to Figure 12.....	8
Deleted Figure 19; Renumbered Subsequent Figures .....	8
Changes to Figure 20.....	9
Changes to Figure 29.....	10
Changes to Figure 31 .....	11
Deleted Figure 34; Renumbered Subsequent Figures .....	11
Deleted Figure 35; Renumbered Subsequent Figures .....	35

### **4/04—Rev. 0 to Rev. A**

Added AD8618 .....	Universal
Updated Outline Dimensions .....	16

### **1/04—Revision 0: Initial Version**

## SPECIFICATIONS

$V_S = 5\text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage AD8616/AD8618/ AD8615	$V_{OS}$	$V_S = 3.5\text{ V}$ at $V_{CM} = 0.5\text{ V}$ and $3.0\text{ V}$  $V_{CM} = 0\text{ V}$ to $5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		23	60	$\mu\text{V}$
				23	100	$\mu\text{V}$
				80	500	$\mu\text{V}$
					800	$\mu\text{V}$
Offset Voltage Drift AD8616/AD8618/ AD8615	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.5	7	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	1	$\text{pA}$
					50	$\text{pA}$
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$			550	$\text{pA}$
				0.1	0.5	$\text{pA}$
					50	$\text{pA}$
Input Voltage Range		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			250	$\text{pA}$
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V}$ to $4.5\text{ V}$	0		5	$\text{V}$
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2\text{ k}\Omega$ , $V_O = 0.5\text{ V}$ to $5\text{ V}$	80	100		$\text{dB}$
Input Capacitance	$C_{DIFF}$			2.5		$\text{pF}$
	$C_{CM}$			6.7		$\text{pF}$
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$I_L = 1\text{ mA}$ $I_L = 10\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.98	4.99		$\text{V}$
			4.88	4.92		$\text{V}$
			4.7			$\text{V}$
Output Voltage Low	$V_{OL}$	$I_L = 1\text{ mA}$ $I_L = 10\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		7.5	15	$\text{mV}$
				70	100	$\text{mV}$
					200	$\text{mV}$
Output Current	$I_{OUT}$			$\pm 150$		$\text{mA}$
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1\text{ MHz}$ , $A_V = 1$		3		$\Omega$
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V}$ to $5.5\text{ V}$	70	90		$\text{dB}$
Supply Current per Amplifier	$I_{SY}$	$V_O = 0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.7	2.0	$\text{mA}$
					2.5	$\text{mA}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		12		$\text{V}/\mu\text{s}$
Settling Time	$t_s$	To 0.01%		<0.5		$\mu\text{s}$
Gain Bandwidth Product	GBP			24		$\text{MHz}$
Phase Margin	$\phi_m$			63		Degrees
<b>NOISE PERFORMANCE</b>						
Peak-to-Peak Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz		2.4		$\mu\text{V}$
Voltage Noise Density	$e_n$	$f = 1\text{ kHz}$		10		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		7		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1\text{ kHz}$		0.05		$\text{pA}/\sqrt{\text{Hz}}$
Channel Separation	$C_s$	$f = 10\text{ kHz}$		-115		$\text{dB}$
		$f = 100\text{ kHz}$		-110		$\text{dB}$

# AD8615/AD8616/AD8618

$V_S = 2.7\text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 2.**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage AD8616/AD8618/ AD8615	$V_{OS}$	$V_S = 3.5\text{ V}$ at $V_{CM} = 0.5\text{ V}$ and $3.0\text{ V}$  $V_{CM} = 0\text{ V}$ to $2.7\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		23	65	$\mu\text{V}$
				23	100	$\mu\text{V}$
				80	500	$\mu\text{V}$
					800	$\mu\text{V}$
Offset Voltage Drift AD8616/AD8618/ AD8615	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.5	7	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	1	$\text{pA}$
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$			50	$\text{pA}$
				0.1	0.5	$\text{pA}$
					50	$\text{pA}$
Input Voltage Range		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			250	$\text{pA}$
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V}$ to $2.7\text{ V}$	0		2.7	$\text{V}$
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2\text{ k}\Omega$ , $V_O = 0.5\text{ V}$ to $2.2\text{ V}$	80	100		$\text{dB}$
Input Capacitance	$C_{DIFF}$ $C_{CM}$			2.5		$\text{pF}$ $\text{pF}$
				7.8		$\text{pF}$
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	2.65	2.68		$\text{V}$
Output Voltage Low	$V_{OL}$	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	2.6			$\text{V}$
Output Current	$I_{OUT}$			11	25	$\text{mV}$
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1\text{ MHz}$ , $A_V = 1$		$\pm 50$	30	$\text{mV}$ $\text{mA}$
				3		$\Omega$
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V}$ to $5.5\text{ V}$	70	90		$\text{dB}$
Supply Current per Amplifier	$I_{SY}$	$V_O = 0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.7	2	$\text{mA}$
					2.5	$\text{mA}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		12		$\text{V}/\mu\text{s}$
Settling Time	$t_s$	To 0.01%		< 0.3		$\mu\text{s}$
Gain Bandwidth Product	GBP			23		$\text{MHz}$
Phase Margin	$\phi_m$			42		Degrees
<b>NOISE PERFORMANCE</b>						
Peak-to-Peak Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz		2.1		$\mu\text{V}$
Voltage Noise Density	$e_n$	$f = 1\text{ kHz}$		10		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		7		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1\text{ kHz}$		0.05		$\text{pA}/\sqrt{\text{Hz}}$
Channel Separation	$C_s$	$f = 10\text{ kHz}$		-115		$\text{dB}$
		$f = 100\text{ kHz}$		-110		$\text{dB}$

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	6 V
Input Voltage	GND to $V_S$
Differential Input Voltage	$\pm 3$ V
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Operating Temperature Range	$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Lead Temperature Range (Soldering 60 sec)	$300^{\circ}\text{C}$
Junction Temperature	$150^{\circ}\text{C}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is,  $\theta_{JA}$  is specified for device soldered in circuit board for surface-mount packages.

Table 4.

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
5-Lead TSOT-23 (UJ)	207	61	$^{\circ}\text{C}/\text{W}$
8-Lead MSOP (RM)	210	45	$^{\circ}\text{C}/\text{W}$
8-Lead SOIC (R)	158	43	$^{\circ}\text{C}/\text{W}$
14-Lead SOIC (R)	120	36	$^{\circ}\text{C}/\text{W}$
14-Lead TSSOP (RU)	180	35	$^{\circ}\text{C}/\text{W}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Input Offset Voltage Distribution




Figure 9. Input Bias Current vs. Temperature




Figure 7. Offset Voltage Drift Distribution




Figure 10. Output Voltage to Supply Rail vs. Load Current




Figure 8. Input Offset Voltage vs. Common-Mode Voltage (200 Units, Five Wafer Lots Including Process Skews)




Figure 11. Output Saturation Voltage vs. Temperature




Figure 12. Open-Loop Gain and Phase vs. Frequency




Figure 15. Common-Mode Rejection Ratio vs. Frequency




Figure 13. Closed-Loop Output Voltage Swing




Figure 16. PSRR vs. Frequency




Figure 14. Output Impedance vs. Frequency




Figure 17. Small-Signal Overshoot vs. Load Capacitance

# AD8615/AD8616/AD8618




Figure 18. Supply Current vs. Temperature

04648-0-015




Figure 21. Small-Signal Transient Response

04648-0-019




Figure 19. Supply Current vs. Supply Voltage

04648-0-016




Figure 22. Large-Signal Transient Response

04648-0-020




Figure 20. Voltage Noise Density vs. Frequency

04648-B-017




Figure 23. THD + N

04648-0-021






Figure 24. Settling Time




Figure 25. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 26. Input Offset Voltage Distribution




Figure 27. Input Offset Voltage vs. Common-Mode Voltage (200 Units, Five Wafer Lots Including Process Skews)




Figure 28. Input Offset Voltage vs. Common-Mode Voltage (200 Units, Five Wafer Lots Including Process Skews)




Figure 29. Output Voltage to Supply Rail vs. Load Current

04648-0-022

04648-0-025

04648-0-023

04648-0-026

04648-0-024

04648-B-027

# AD8615/AD8616/AD8618




Figure 30. Output Saturation Voltage vs. Temperature

04648-C-028




Figure 33. Small-Signal Overshoot vs. Load Capacitance

04648-C-031




Figure 31. Open-Loop Gain and Phase vs. Frequency

04648-B-029




Figure 34. Small-Signal Transient Response

04648-C-034




Figure 32. Closed-Loop Output Voltage Swing vs. Frequency

04648-C-030




Figure 35. Large-Signal Transient Response

04648-C-035

## APPLICATIONS

### INPUT OVERVOLTAGE PROTECTION

The AD8615/AD8616/AD8618 have internal protective circuitry that allows voltages exceeding the supply to be applied at the input.

It is recommended, however, not to apply voltages that exceed the supplies by more than 1.5 V at either input of the amplifier. If a higher input voltage is applied, series resistors should be used to limit the current flowing into the inputs.

The input current should be limited to <5 mA. The extremely low input bias current allows the use of larger resistors, which allows the user to apply higher voltages at the inputs. The use of these resistors adds thermal noise, which contributes to the overall output voltage noise of the amplifier.

For example, a 10 kΩ resistor has less than 13 nV/√Hz of thermal noise and less than 10 nV of error voltage at room temperature.

### OUTPUT PHASE REVERSAL

The AD8615/AD8616/AD8618 are immune to phase inversion, a phenomenon that occurs when the voltage applied at the input of the amplifier exceeds the maximum input common mode.

Phase reversal can cause permanent damage to the amplifier and can create lock-ups in systems with feedback loops.




Figure 36. No Phase Reversal

### DRIVING CAPACITIVE LOADS

Although the AD8615/AD8616/AD8618 are capable of driving capacitive loads of up to 500 pF without oscillating, a large amount of overshoot is present when operating at frequencies above 100 kHz. This is especially true when the amplifier is configured in positive unity gain (worst case). When such large capacitive loads are required, the use of external compensation is highly recommended.

This reduces the overshoot and minimizes ringing, which in turn improves the frequency response of the AD8615/AD8616/AD8618. One simple technique for compensation is the snubber, which consists of a simple RC network. With this circuit in place, output swing is maintained and the amplifier is stable at all gains.

Figure 38 shows the implementation of the snubber, which reduces overshoot by more than 30% and eliminates ringing that can cause instability. Using the snubber does not recover the loss of bandwidth incurred from a heavy capacitive load.




Figure 37. Driving Heavy Capacitive Loads Without Compensation




Figure 38. Snubber Network




Figure 39. Driving Heavy Capacitive Loads Using the Snubber Network

# AD8615/AD8616/AD8618

## OVERLOAD RECOVERY TIME

Overload recovery time is the time it takes the output of the amplifier to come out of saturation and recover to its linear region. Overload recovery is particularly important in applications where small signals must be amplified in the presence of large transients. Figure 40 and Figure 41 show the positive and negative overload recovery times of the AD8616. In both cases, the time elapsed before the AD8616 comes out of saturation is less than 1  $\mu$ s. In addition, the symmetry between the positive and negative recovery times allows excellent signal rectification without distortion to the output signal.




Figure 40. Positive Overload Recovery




Figure 41. Negative Overload Recovery

## D/A CONVERSION

The AD8616 can be used at the output of high resolution DACs. Their low offset voltage, fast slew rate, and fast settling time make the parts suitable to buffer voltage output or current output DACs.

Figure 42 shows an example of the AD8616 at the output of the AD5542. The AD8616's rail-to-rail output and low distortion help maintain the accuracy needed in data acquisition systems and automated test equipment.




Figure 42. Buffering DAC Output

## LOW NOISE APPLICATIONS

Although the AD8618 typically has less than 8 nV/ $\sqrt{\text{Hz}}$  of voltage noise density at 1 kHz, it is possible to reduce it further. A simple method is to connect the amplifiers in parallel, as shown in Figure 43. The total noise at the output is divided by the square root of the number of amplifiers. In this case, the total noise is approximately 4 nV/ $\sqrt{\text{Hz}}$  at room temperature. The 100  $\Omega$  resistor limits the current and provides an effective output resistance of 50  $\Omega$ .




Figure 43. Noise Reduction

**HIGH SPEED PHOTODIODE PREAMPLIFIER**

The AD8615/AD8616/AD8618 are excellent choices for I-to-V conversions. The very low input bias, low current noise, and high unity-gain bandwidth of the parts make them suitable, especially for high speed photodiode preamps.

In high speed photodiode applications, the diode is operated in a photoconductive mode (reverse biased). This lowers the junction capacitance at the expense of an increase in the amount of dark current that flows out of the diode.

The total input capacitance, C1, is the sum of the diode and op amp input capacitances. This creates a feedback pole that causes degradation of the phase margin, making the op amp unstable. Therefore, it is necessary to use a capacitor in the feedback to compensate for this pole.

To get the maximum signal bandwidth, select

$$C2 = \sqrt{\frac{C1}{2\pi R2 f_u}}$$

where  $f_u$  is the unity-gain bandwidth of the amplifier.




Figure 44. High Speed Photodiode Preamplifier

**ACTIVE FILTERS**

The low input-bias current and high unity-gain bandwidth of the AD8616 make it an excellent choice for precision filter design.

Figure 45 shows the implementation of a second-order, low-pass filter. The Butterworth response has a corner frequency of 100 kHz and a phase shift of 90°. The frequency response is shown in Figure 46.




Figure 45. Second-Order, Low-Pass Filter




Figure 46. Second-Order Butterworth, Low-Pass Filter Frequency Response

**POWER DISSIPATION**

Although the AD8615/AD8616/AD8618 are capable of providing load currents up to 150 mA, the usable output, load current, and drive capability is limited to the maximum power dissipation allowed by the device package.

In any application, the absolute maximum junction temperature for the AD8615/AD8616/AD8618 is 150°C. This should never be exceeded because the device could suffer premature failure. Accurately measuring power dissipation of an integrated circuit is not always a straightforward exercise; Figure 47 is a design aid for setting a safe output current drive level or selecting a heat sink for the package options available on the AD8616.




Figure 47. Maximum Power Dissipation vs. Ambient Temperature

## AD8615/AD8616/AD8618

These thermal resistance curves were determined using the AD8616 thermal resistance data for each package and a maximum junction temperature of 150°C. The following formula can be used to calculate the internal junction temperature of the AD8615/AD8616/AD8618 for any application:

$$T_J = P_{DISS} \times \theta_{JA} + T_A$$

where:

$T_J$  = junction temperature

$P_{DISS}$  = power dissipation

$\theta_{JA}$  = package thermal resistance, junction-to-case

$T_A$  = ambient temperature of the circuit

To calculate the power dissipated by the AD8615/AD8616/AD8618, use

$$P_{DISS} = I_{LOAD} \times (V_S - V_{OUT})$$

where:

$I_{LOAD}$  = output load current

$V_S$  = supply voltage

$V_{OUT}$  = output voltage

The quantity within the parentheses is the maximum voltage developed across either output transistor.

### POWER CALCULATIONS FOR VARYING OR UNKNOWN LOADS

Often, calculating power dissipated by an integrated circuit to determine if the device is being operated in a safe range is not as simple as it might seem. In many cases, power cannot be directly measured. This may be the result of irregular output waveforms or varying loads. Indirect methods of measuring power are required.

There are two methods to calculate power dissipated by an integrated circuit. The first is to measure the package temperature and the board temperature. The second is to directly measure the circuit's supply current.

### Calculating Power by Measuring Ambient and Case Temperature

The two equations for calculating junction temperature are

$$T_J = T_A + P \theta_{JA}$$

where:

$T_J$  = junction temperature

$T_A$  = ambient temperature

$\theta_{JA}$  = the junction-to-ambient thermal resistance

$$T_J = T_C + P \theta_{JC}$$

where  $T_C$  is case temperature and  $\theta_{JA}$  and  $\theta_{JC}$  are given in the data sheet.

The two equations for calculating P (power) are

$$T_A + P \theta_{JA} = T_C + P \theta_{JC}$$

$$P = (T_A - T_C) / (\theta_{JC} - \theta_{JA})$$

Once power has been determined, it is necessary to recalculate the junction temperature to ensure that it has not been exceeded.

The temperature should be measured directly on and near the package, but not touching it. Measuring the package can be difficult. A very small bimetallic junction glued to the package can be used, or an infrared sensing device can be used if the spot size is small enough.

### Calculating Power by Measuring Supply Current

Power can be calculated directly if the supply voltage and current are known. However, the supply current can have a dc component with a pulse directed into a capacitive load, which could make the rms current very difficult to calculate. This difficulty can be overcome by lifting the supply pin and inserting an rms current meter into the circuit. For this method to work, make sure the current is delivered by the supply pin being measured. This is usually a good method in a single-supply system; however, if the system uses dual supplies, both supplies may need to be monitored.

# OUTLINE DIMENSIONS




Figure 48. 8-Lead Mini Small Outline Package [MSOP] (RM-8)  
Dimensions shown in millimeters




Figure 50. 14-Lead Standard Small Outline Package [SOIC] Narrow Body (R-14)  
Dimensions shown in millimeters and (inches)




Figure 49. 8-Lead Standard Small Outline Package [SOIC] Narrow Body (R-8)  
Dimensions shown in millimeters and (inches)





Figure 51. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14)  
Dimensions shown in millimeters



\*COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.

Figure 52. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5)

Dimensions shown in millimeters



**ORDERING GUIDE**

<b>Model</b>	<b>Temperature Range</b>	<b>Package Description</b>	<b>Package Option</b>	<b>Branding</b>
AD8615AUJZ-R2 <sup>1</sup>	-40°C to +125°C	5-Lead TSOT-23	UJ-5	BKA
AD8615AUJZ-REEL <sup>1</sup>	-40°C to +125°C	5-Lead TSOT-23	UJ-5	BKA
AD8615AUJZ-REEL7 <sup>1</sup>	-40°C to +125°C	5-Lead TSOT-23	UJ-5	BKA
AD8616ARM-R2	-40°C to +125°C	8-Lead MSOP	RM-8	BLA
AD8616ARM-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	BLA
AD8616ARMZ-R2 <sup>1</sup>	-40°C to +125°C	8-Lead MSOP	RM-8	AOK
AD8616ARMZ-REEL <sup>1</sup>	-40°C to +125°C	8-Lead MSOP	RM-8	AOK
AD8616AR	-40°C to +125°C	8-Lead SOIC	R-8	
AD8616AR-REEL	-40°C to +125°C	8-Lead SOIC	R-8	
AD8616AR-REEL7	-40°C to +125°C	8-Lead SOIC	R-8	
AD8616ARZ <sup>1</sup>	-40°C to +125°C	8-Lead SOIC	R-8	
AD8616ARZ-REEL <sup>1</sup>	-40°C to +125°C	8-Lead SOIC	R-8	
AD8616ARZ-REEL7 <sup>1</sup>	-40°C to +125°C	8-Lead SOIC	R-8	
AD8618AR	-40°C to +125°C	14-Lead SOIC	R-14	
AD8618AR-REEL	-40°C to +125°C	14-Lead SOIC	R-14	
AD8618AR-REEL7	-40°C to +125°C	14-Lead SOIC	R-14	
AD8618ARZ <sup>1</sup>	-40°C to +125°C	14-Lead SOIC	R-14	
AD8618ARZ-REEL <sup>1</sup>	-40°C to +125°C	14-Lead SOIC	R-14	
AD8618ARZ-REEL7 <sup>1</sup>	-40°C to +125°C	14-Lead SOIC	R-14	
AD8618ARU	-40°C to +125°C	14-Lead TSSOP	RU-14	
AD8618ARU-REEL	-40°C to +125°C	14-Lead TSSOP	RU-14	
AD8618ARUZ <sup>1</sup>	-40°C to +125°C	14-Lead TSSOP	RU-14	
AD8618ARUZ-REEL <sup>1</sup>	-40°C to +125°C	14-Lead TSSOP	RU-14	

<sup>1</sup> Z = Pb-free part.

**AD8615/AD8616/AD8618**

**NOTES**

**NOTES**

**AD8615/AD8616/AD8618**

**NOTES**