# **LMP7732**

LMP7732 2.9 nV/sqrt(Hz) Low Noise, RRIO Amplifier



Literature Number: SNOSAZ0D



# LMP7732

# 2.9 nV/sqrt(Hz) Low Noise, RRIO Amplifier

# **General Description**

The LMP7732 is a dual low noise, rail-to-rail input and output, low voltage amplifier. The LMP7732 is part of the LMP® amplifier family and is ideal for precision and low noise applications with low voltage requirements.

This operational amplifier offers low voltage noise of 2.9 nV/ √Hz with a 1/f corner of only 3 Hz. The LMP7732 has bipolar junction input stages with a bias current of only 1.5 nA. This low input bias current, complemented by the very low level of voltage noise, makes the LMP7732 an excellent choice for photometry applications.

The LMP7732 provides a wide GBW of 22 MHz while consuming only 4 mA of current. This high gain bandwidth along with the high open loop gain of 130 dB enables accurate signal conditioning in applications with high closed loop gain requirements.

The LMP7732 has a supply voltage range of 1.8V to 5.5V, making it an ideal choice for battery operated portable appli-

The LMP7732 is offered in the 8-Pin SOIC and MSOP pack-

The LMP7731 is the single version of this product and is offered in the 5-Pin SOT-23 and 8-Pin SOIC packages.

## **Features**

■ Input voltage noise

(Typical values,  $T_A = 25^{\circ}C$ ,  $V_S = 5V$ )

f = 3 Hz	3.3 nV/√Hz
f = 1 kHz	2.9 nV/√Hz
CMRR	130 dB
Open loop gain	130 dB

**GBW** 22 MHz 2.4 V/µs Slew rate

THD @ f = 10 kHz,  $A_V = 1$ ,  $R_I = 2 k\Omega$ 0.001% 4.4 mA

Supply current Supply voltage range 1.8V to 5.5V

Operating temperature range -40°C to 125°C Input bias current

±1.5 nA

RRIO


CURRENT NOISE (pA/√Hz)

30015063

# **Applications**


- Gas analysis instruments
- Photometric instrumentation
- Medical instrumentation

# **Typical Performance Characteristics**





Input Current Noise vs. Frequency



LMP® is a registered trademark of National Semiconductor Corporation.

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

ESD Tolerance (*Note 2*) Human Body Model

For inputs pins only
For all other pins
2000V
Machine Model
200V
Charge Device Model
1000V

 $V_{IN}$  Differential  $\pm 2V$  Supply Voltage ( $V_S = V^+ - V^-$ ) 6.0V

Storage Temperature Range -65°C to 150°C Junction Temperature (*Note 3*) +150°C max Soldering Information

Infrared or Convection (20 sec) 235°C
Wave Soldering Lead Temp. (10 sec) 260°C

# **Operating Ratings** (*Note 1*)

Temperature Range  $-40^{\circ}$ C to 125°C Supply Voltage (V<sub>S</sub> = V<sup>+</sup> – V<sup>-</sup>) 1.8V to 5.5V Package Thermal Resistance ( $\theta_{JA}$ )

8-Pin SOIC 190 °C/W 8-Pin MSOP 235°C/W

## 2.5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 2.5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10 \text{ k}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ( <i>Note 6</i> )	<b>Typ</b> ( <i>Note 5</i> )	Max ( <i>Note 6</i> )	Units	
V	Input Offset Voltage (Note 7)	V <sub>CM</sub> = 2.0V		±9	±500 ± <b>600</b>	\/	
V <sub>OS</sub>		V <sub>CM</sub> = 0.5V		±9	±500 ± <b>600</b>	μV	
TCV <sub>os</sub>	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 2.0V		±0.5	±5.5		
ICV <sub>OS</sub>		V <sub>CM</sub> = 0.5V		±0.2	±5.5	μV/°C	
1	Input Rice Current	V <sub>CM</sub> = 2.0V		±1	±30 <b>±45</b>	nA	
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0.5V		±12	±50 <b>±75</b>	IIA	
	Input Offset Current	V <sub>CM</sub> = 2.0V		±1	±50 <b>±75</b>	nA	
los		V <sub>CM</sub> = 0.5V		±11	±60 <b>±80</b>		
TCI <sub>OS</sub>	Input Offset Current Drift	V <sub>CM</sub> = 0.5V and V <sub>CM</sub> = 2.0V		0.0474		nA/°C	
CMRR	Common Mode Rejection Ratio	$0.15V \le V_{CM} \le 0.7V$ $0.23V \le V_{CM} \le 0.7V$	101 <b>89</b>	120		dB	
CWINN		$1.5V \le V_{CM} \le 2.35V$ $1.5V \le V_{CM} \le 2.27V$	105 <b>99</b>	129		uБ	
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5V	105 <b>101</b>	113		dB	
		1.8V ≤ V+ ≤ 5.5V		111			
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		2.5	٧	
Λ	Open Leen Voltage Gein	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$ $V_{OUT} = 0.5 \text{V to } 2.0 \text{V}$	112 <b>104</b>	130		dD	
A <sub>VOL</sub>	Open Loop Voltage Gain	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$ $V_{OUT} = 0.5 \text{V to } 2.0 \text{V}$	109 <b>90</b>	119		dB	

Symbol	Parameter	Conditions	Min ( <i>Note 6</i> )	Typ ( <i>Note 5</i> )	Max ( <i>Note 6</i> )	Units
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		4	50 <b>75</b>	
V		$R_L = 2 \text{ k}\Omega \text{ to V}^{+/2}$		13	50 <b>75</b>	mV from
V <sub>OUT</sub>	Output Valtage Swing Low	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		6	50 <b>75</b>	either rail
	Output Voltage Swing Low	$R_L = 2 \text{ k}\Omega \text{ to V}^{+/2}$		9	50 <b>75</b>	
		Sourcing, V <sub>OUT</sub> = V+/2	22	31		
I	Output Current	$V_{IN}$ (diff) = 100 mV	12			mA
I <sub>OUT</sub>		Sinking, V <sub>OUT</sub> = V+/2	15	44		IIIA
		$V_{IN}$ (diff) = -100 mV	10			
	Supply Current	V <sub>CM</sub> = 2.0V		4.0	5.4 <b>6.8</b>	A
I <sub>S</sub>		V <sub>CM</sub> = 0.5V		4.6	6.2 <b>7.8</b>	mA
SR	Slew Rate	$A_V = +1, C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^{+/2}$ $V_{OUT} = 2 V_{PP}$		2.4		V/µs
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		21		MHz
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$		14		dB
Фм	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		60		deg
		Differential Mode		38		kΩ
$R_{IN}$	Input Resistance	Common Mode		151		МΩ
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , $f_O = 1$ kHz, Amplitude = 1V		0.002		%
	Input Deferred Voltage Naise Descriti	f = 1 kHz, V <sub>CM</sub> = 2.0V		3.0		
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		3.0		nV/√Hz
	Input Voltage Noise	0.1 Hz to 10 Hz		75		nV <sub>PP</sub>
<u> </u>	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 2.0V		1.1		- A / /U=
i <sub>n</sub>	Input Referred Current Noise Density	$f = 1 \text{ kHz}, V_{CM} = 0.5V$		2.3		pA/√Hz

# 3.3V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10 \text{ k}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ( <i>Note 6</i> )	Typ ( <i>Note 5</i> )	Max ( <i>Note 6</i> )	Units
	Input Offset Voltage (Note 7)	V <sub>CM</sub> = 2.5V		±6	±500 <b>±600</b>	
V <sub>os</sub>		V <sub>CM</sub> = 0.5V		±6	±500 <b>±600</b>	μV
TCV	icvaa Tinnii Ciisei vollane Temneraliire Dilli I	V <sub>CM</sub> = 2.5V		±0.5	±5.5	
ICV <sub>OS</sub>		V <sub>CM</sub> = 0.5V		±0.2	±5.5	μV/°C
1	Input Bias Current	V <sub>CM</sub> = 2.5V		±1.5	±30 <b>±45</b>	nA
I <sub>B</sub>		V <sub>CM</sub> = 0.5V		±13	±50 <b>±77</b>	IIA
I <sub>OS</sub>	Input Offset Current	V <sub>CM</sub> = 2.5V		±1	±50 <b>±70</b>	<b>π</b> Λ
		V <sub>CM</sub> = 0.5V		±11	±60 ± <b>80</b>	nA

Symbol	Parameter	Conditions	Min ( <i>Note 6</i> )	Typ ( <i>Note 5</i> )	Max ( <i>Note 6</i> )	Units	
TCI <sub>OS</sub>	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 2.5V$		0.048		nA/°C	
		$0.15V \le V_{CM} \le 0.7V$	101	120		- dB	
01.455		$0.23V \le V_{CM} \le 0.7V$	89				
CMRR	Common Mode Rejection Ratio	1.5V ≤ V <sub>CM</sub> ≤ 3.15V	105	130			
		1.5V ≤ V <sub>CM</sub> ≤ 3.07V	99				
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5.0V	105 <b>101</b>	113		dB	
	,,,,	1.8V ≤ V+ ≤ 5.5V		111			
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		3.3	٧	
		$R_1 = 10 \text{ k}\Omega \text{ to V} + /2$	112	130			
^	Onen Lean Valtana Cain	V <sub>OUT</sub> = 0.5V to 2.8V	104			٩D	
A <sub>VOL</sub>	Open Loop Voltage Gain	$R_L = 2 \text{ k}\Omega \text{ to V}^{+/2}$	110	119		dB	
		V <sub>OUT</sub> = 0.5V to 2.8V	92				
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$		5	50 <b>75</b>	5 mV from either rail	
		$R_1 = 2 k\Omega$ to V+/2		14	50 <b>75</b>		
$V_{OUT}$					<b>75</b> 50		
		$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		9	75		
	Output Voltage Swing Low	$R_L = 2 \text{ k}\Omega \text{ to V} + /2$		13	50 <b>75</b>		
		Sourcing, V <sub>OUT</sub> = V+/2	28	45			
	Output Current	V <sub>IN</sub> (diff) = 100 mV	22			A	
I <sub>OUT</sub>		Sinking, V <sub>OUT</sub> = V+/2	25	48		mA	
		$V_{IN}$ (diff) = -100 mV	20				
ı	Supply Current	V <sub>CM</sub> = 2.5V		4.2	5.6 <b>7.0</b>	- mA	
I <sub>S</sub>		V <sub>CM</sub> = 0.5V		4.8	6.4 <b>8.0</b>		
SR	Slew Rate	$A_V = +1$ , $C_L = 10$ pF, $R_L = 10$ k $\Omega$ to V+/2 $V_{OUT} = 2$ $V_{PP}$		2.4		V/µs	
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		22		MHz	
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$		14		dB	
Φ <sub>M</sub>	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$		62		deg	
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , $f_O = 1$ kHz, Amplitude = 1V		0.002		%	
<u> </u>		Differential Mode		38		kΩ	
R <sub>IN</sub>	Input Resistance	Common Mode		151		МΩ	
		f = 1 kHz, V <sub>CM</sub> = 2.5V		2.9			
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.9		nV/√Hz	
	Input Voltage Noise	0.1 Hz to 10 Hz		75		nV <sub>PP</sub>	
<u> </u>	Input Deferred Comment Nation Date 1	f = 1 kHz, V <sub>CM</sub> = 2.5V		1.1			
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.1		pA/√Hz	

# 5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A$  = 25°C,  $V^+$  = 5V,  $V^-$  = 0V,  $V_{CM}$  = V+/2,  $R_L$  > 10 k $\Omega$  to V+/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ( <i>Note 6</i> )	<b>Typ</b> ( <i>Note 5</i> )	Max ( <i>Note 6</i> )	Units
V	Input Offset Voltage	V <sub>CM</sub> = 4.5V		±6	±500 ± <b>600</b>	/
V <sub>os</sub>	(Note 7)	V <sub>CM</sub> = 0.5V		±6	±500 <b>±600</b>	μV
TCV <sub>os</sub>	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 4.5V		±0.5	±5.5	μV/°C
	, , , , , , , , , , , , , , , , , , , ,	V <sub>CM</sub> = 0.5V		±0.2	±5.5	p. 1
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 4.5V		±1.5	±30 <b>±50</b>	nA
ъ		V <sub>CM</sub> = 0.5V		±14	±50 <b>±85</b>	.,,
	Input Offset Current	V <sub>CM</sub> = 4.5V		±1	±50 <b>±70</b>	nA
I <sub>OS</sub>	Input Offset Current	V <sub>CM</sub> = 0.5V		±11	±65 <b>±80</b>	I IIA
TCI <sub>OS</sub>	Input Offset Current Drift	V <sub>CM</sub> = 0.5V and V <sub>CM</sub> = 4.5V		0.0482		nA/°C
		0.15V ≤ V <sub>CM</sub> ≤ 0.7V	101	120		
	Common Mode Rejection Ratio	0.23V ≤ V <sub>CM</sub> ≤ 0.7V	89			dB
CMRR		1.5V ≤ V <sub>CM</sub> ≤ 4.85V	105	130		
		1.5V ≤ V <sub>CM</sub> ≤ 4.77V	99			
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5V	105 <b>101</b>	113		dB
1 01111		1.8V ≤ V+ ≤ 5.5V		111		
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		5	V
	Open Loop Voltage Gain	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$	112	130		
Δ		V <sub>OUT</sub> = 0.5V to 4.5V	104			dB
A <sub>VOL</sub>		$R_L = 2 k\Omega$ to V+/2	110	119		
		V <sub>OUT</sub> = 0.5V to 4.5V	94			
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		8	50 <b>75</b>	
V		$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		24	50 <b>75</b>	mV from
V <sub>OUT</sub>	Output Valtage College Lave	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$		9	50 <b>75</b>	either rail
	Output Voltage Swing Low	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		23	50 <b>75</b>	
		Sourcing, V <sub>OUT</sub> = V+/2 V <sub>IN</sub> (diff) = 100 mV	33 <b>27</b>	47		
I <sub>OUT</sub>	Output Current	Sinking, $V_{OUT} = V+/2$ $V_{IN}$ (diff) = -100 mV	30 <b>25</b>	49		mA mA
		V <sub>CM</sub> = 4.5V		4.4	6.0 <b>7.4</b>	
l <sub>S</sub>	Supply Current	V <sub>CM</sub> = 0.5V		5.0	6.8 <b>8.4</b>	- mA
SR	Slew Rate	$A_V = +1$ , $C_L = 10$ pF, $R_L = 10$ kΩ to V+/2 $V_{OUT} = 2$ $V_{PP}$		2.4		V/µs
	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$	<del></del>	22	<b>-</b>	MHz

Symbol	Parameter	Conditions	Min (Note 6)	<b>Typ</b> ( <i>Note 5</i> )	Max ( <i>Note 6</i> )	Units
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		12		dB
Фм	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2}$		65		deg
Ь	Input Resistance	Differential Mode		38		kΩ
R <sub>IN</sub>		Common Mode		151		МΩ
THD+ N	Total Harmonic Distortion + Noise	$A_V = 1$ , $f_O = 1$ kHz, Amplitude = 1V		0.001		%
	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 4.5V		2.9		nV/√Hz
e <sub>n</sub>		$f = 1 \text{ kHz}, V_{CM} = 0.5V$		2.9		nv/√Hz
	Input Voltage Noise	0.1 Hz to 10 Hz		75		$nV_PP$
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 4.5V		1.1		pA/√Hz
	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.2		pa/√HZ

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.


Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute maximum Ratings indicate junction temperature limits beyond which the device maybe permanently degraded, either mechanically or electrically.

Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: All limits are guaranteed by testing, statistical analysis or design.

Note 7: Ambient production test is performed at 25°C with a variance of ±3°C.


# **Connection Diagram**




# **Ordering Information**


Package	Part Number	Package Marking	Transport Media	NSC Drawing	
8-Pin SOIC	a SOIC LMP7732MA LMP7732MA		8 Pin SOLC LMP7732MA 95 units/Rails		M08A
6-FIII 30IC	LMP7732MAX	LIVIP//32IVIA	2.5k Units Tape and Reel	IVIOOA	
	LMP7732MM		1k Units Tape and Reel		
8-Pin MSOP	LMP7732MME	AZ3A	250 Units Tape and Reel	MUA08A	
	LMP7732MMX		3.5k Units Tape and Reel		

# 





# TCV<sub>OS</sub> Distribution





30015076

### Offset Voltage Distribution

30015071


30015073






30015074

## Offset Voltage Distribution




TCV<sub>OS</sub> Distribution




30015077

# Offset Voltage Distribution




# TCV<sub>OS</sub> Distribution




30015075

### Offset Voltage vs. Temperature

30015072




## Offset Voltage vs. Temperature




30015083

### **PSRR vs. Frequency**




### **CMRR vs. Frequency**




30015062

#### Offset Voltage vs. Supply Voltage 0 OFFSET VOLTAGE (μV) -5 **↑** -40°C -10 -15 85°C -20 -25 **∟** 1.5 2 2.5 3 3.5 4 4.5 5 5.5 SUPPLY VOLTAGE (V)



Offset Voltage vs.  $V_{\rm CM}$ 


30015053




Offset Voltage vs. V<sub>CM</sub> 100  $V_S = 5V$ 75 50 125°C Vos (μV) 25 85°C 25°C 0 -40°C -25 -50 -75 L  $V_{CM}(V)$ 


30015056


Input Offset Voltage Time Drift





Slew Rate vs. Supply Voltage 3.4 RISING EDGE 3.2 3 SLEW RATE (V/μs) 2.8 FALLING EDGE 2.6 2.4 V<sub>IN</sub> = 1 V<sub>PP</sub> 2.2 ·R<sub>L</sub> = 10 kΩ C<sub>L</sub> = 10 pF 2 1.5 2 2.5 3 3.5 5 SUPPLY VOLTAGE (V) 30015020
















#### Input Bias Current vs. V<sub>CM</sub> 100 $V_S = 5V$ 125°C 80 INPUT BIAS CURRENT (nA) 60 85°C 40 20 0 -20 -40 -40°C -60 -80 -100 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 $V_{CM}(V)$ 30015027




30015018






Open Loop Frequency Response




30015028

### THD+N vs. Frequency

30015019




THD+N vs. Output Voltage




30015069

### **Large Signal Step Response**




30015022

### **Small Signal Step Response**




30015021

### **Large Signal Step Response**




30015024

### **Small Signal Step Response**




30015023

### Supply Current vs. Supply Voltage




Output Swing High vs. Supply Voltage




30015058


### **Output Swing Low vs. Supply Voltage**



### Sinking Current vs, Supply Voltage



## Sourcing Current vs. Supply Voltage



30015061

# **Application Notes**

#### LMP7732

The LMP7732 is a dual low noise, rail-to-rail input and output, low voltage amplifier.

The low input voltage noise of only 2.9  $nV/\sqrt{Hz}$  with a 1/f corner at 3 Hz makes the LMP7732 ideal for sensor applications where DC accuracy is of importance.

The LMP7732 has high gain bandwidth of 22 MHz. This wide bandwidth enables the use of the amplifier at higher gain settings while retaining ample usable bandwidth for the application. This is particularly beneficial when system designers need to use sensors with very limited output voltage range as it allows larger gains in one stage which in turn increases signal to noise ratio.

The LMP7732 has a proprietary input bias cancellation circuitry on the input stages. This allows the LMP7732 to have only about 1.5 nA bias current with a bipolar input stage. This low input bias current, paired with the inherent lower input voltage noise of bipolar input stages makes the LMP7732 an excellent choice for precision applications. The combination of low input bias current, low input offset voltage, and low input voltage noise enables the user to achieve unprecedented accuracy and higher signal integrity.

National Semiconductor is heavily committed to precision amplifiers and the market segment they serve. Technical support and extensive characterization data is available for sensitive applications or applications with a constrained error budget.

The LMP7732 comes in the 8-Pin SOIC and MSOP packages. These small packages are ideal solutions for area constrained PC boards and portable electronics.

#### INPUT BIAS CURRENT CANCELLATION

The LMP7732 has proprietary input bias current cancellation circuitry on its input stage.

The LMP7732 has rail-to-rail input. This is achieved by having a p-input and n-input stage in parallel. *Figure 1* only shows one of the input stages as the circuitry is symmetrical for both stages.

Figure 1 shows that as the common mode voltage gets closer to one of the extreme ends, current  ${\rm I}_1$  significantly increases. This increased current shows as an increase in voltage drop across resistor  ${\rm R}_1$  equal to  ${\rm I}_1{}^*{\rm R}_1$  on IN+ of the amplifier. This voltage contributes to the offset voltage of the amplifier. When common mode voltage is in the mid-range, the transistors are operating in the linear region and  ${\rm I}_1$  is significantly small. The voltage drop due to  ${\rm I}_1$  across  ${\rm R}_1$  can be ignored as it is orders of magnitude smaller than the amplifier's input offset voltage. As the common mode voltage gets closer to one of the rails, the offset voltage generated due to  ${\rm I}_1$  increases and becomes comparable to the amplifiers offset voltage.




FIGURE 1. Input Bias Current Cancellation

### **INPUT VOLTAGE NOISE MEASUREMENT**

The LMP7732 has very low input voltage noise. The peak-to-peak input voltage noise of the LMP7732 can be measured using the test circuit shown in *Figure 2* 




FIGURE 2. 0.1 Hz to 10 Hz Noise Test Circuit

The frequency response of this noise test circuit at the 0.1 Hz corner is defined by only one zero. The test time for the 0.1 Hz to 10 Hz noise measurement using this configuration should not exceed 10 seconds, as this time limit acts as an

additional zero to reduce or eliminate the contributions of noise from frequencies below 0.1 Hz.

Figure 3 shows typical peak-to-peak noise for the LMP7732 measured with the circuit in Figure 2.




FIGURE 3. 0.1 Hz to 10 Hz Input Voltage Noise

Measuring the very low peak-to-peak noise performance of the LMP7732, requires special testing attention. In order to achieve accurate results, the device should be warmed up for at least five minutes. This is so that the input offset voltage of the op amp settles to a value. During this warm up period, the offset can typically change by a few  $\mu$ V because the chip temperature increases by about 30°C. If the 10 seconds of the measurement is selected to include this warm up time, some of this temperature change might show up as the measured noise. *Figure 4* shows the start-up drift of five typical LMP7732 units.




FIGURE 4. Start-Up Input Offset Voltage Drift

During the peak-to-peak noise measurement, the LMP7732 must be shielded. This prevents offset variations due to airflow. Offset can vary by a few nV due to this airflow and that can invalidate measurements of input voltage noise with a magnitude which is in the same range. For similar reasons, sudden motions must also be restricted in the vicinity of the test area. The feed-through which results from this motion could increase the observed noise value which in turn would invalidate the measurement.

#### **DIODES BETWEEN THE INPUTS**

The LMP7732 has a set of anti-parallel diodes between their input pins, as shown in *Figure 5*. These diodes are present to protect the input stage of the amplifiers. At the same time, they limit the amount of differential input voltage that is allowed on the input pins. A differential signal larger than the voltage needed to turn on the diodes might cause damage to the diodes. The differential voltage between the input pins should be limited to  $\pm 3$  diode drops or the input current needs to be limited to  $\pm 20$  mA.





FIGURE 5. Anti-Parallel Diodes between Inputs

#### **DRIVING AN ADC**

Analog to Digital Converters, ADCs, usually have a sampling capacitor on their input. When the ADC's input is directly connected to the output of the amplifier a charging current flows from the amplifier to the ADC. This charging current causes a momentary glitch that can take some time to settle. There are different ways to minimize this effect. One way is to slow down the sampling rate. This method gives the amplifier sufficient time to stabilize its output. Another way to minimize the glitch, caused by the switch capacitor, is to have an external capacitor connected to the input of the ADC. This capacitor is chosen so that its value is much larger than the internal switching capacitor and it will hence provide the charge needed to quickly and smoothly charge the ADC's sampling capacitor. Since this large capacitor will be loading the output of the amplifier as well, an isolation resistor is needed between the output of the amplifier and this capacitor. The isolation resistor, R<sub>ISO</sub>, separates the additional load capacitance from the output of the amplifier and will also form a low-pass filter and can be designed to provide noise reduction as well as anti-aliasing. The draw back of having  $\mathbf{R}_{\mathrm{ISO}}$  is that it reduces signal swing since there is some voltage drop across it.

Figure 6 (a) shows the ADC directly connected to the amplifier. To minimize the glitch in this setting, a slower sample rate needs to be used. Figure 6 (b) shows  $R_{\rm ISO}$  and an external capacitor used to minimize the glitch.








FIGURE 6. Driving An ADC

# Physical Dimensions inches (millimeters) unless otherwise noted



M08A (Rev M)

### 8-Pin SOIC **NS Package Number M08A**



CONTROLLING DIMENSION IS INCH VALUES IN [ ] ARE MILLIMETERS

MUA08A (Rev F)

8-Pin MSOP **NS Package Number MUA08A** 

# **Notes**

### TI/NATIONAL INTERIM IMPORTANT NOTICE

Texas Instruments has purchased National Semiconductor. As of Monday, September 26th, and until further notice, products sold or advertised under the National Semiconductor name or logo, and information, support and interactions concerning such products, remain subject to the preexisting National Semiconductor standard terms and conditions of sale, terms of use of website, and Notices (and/or terms previously agreed in writing with National Semiconductor, where applicable) and are not subject to any differing terms and notices applicable to other TI components, sales or websites. To the extent information on official TI and National websites and business social networking media, etc., pertains to both TI and National-branded products, both companies' instructions, warnings and limitations in the above-referenced terms of use apply.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Product	s	Appl	Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications			
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers			
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps			
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy			
DSP	dsp.ti.com	Industrial	www.ti.com/industrial			
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical			
Interface	interface.ti.com	Security	www.ti.com/security			
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics- defense			
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps			
RF/IF and ZigBee® Solutions	www.ti.com/lprf	TI E2E Community Home Page	e2e.ti.com			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright© 2011 Texas Instruments Incorporated

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated